

PUMA 68SV32000 - 015/020/25 Issue 2.1 July 2002

Description

The PUMA68 range of devices provide a high density surface mount industry standard memory solution which may accommodate various memory technologies including SRAM, EEPROM and Flash. The devices are designed to offer a defined upgrade path and may be user configured as 16 or 32 bits wide.

The PUMA68SV32000 is a 1Mx32 SRAM module housed in a 68 Jleaded package which complies with the JEDEC 68 PLCC standard. Access times of 20 or 25ns are available. The 3.3V low voltage device is available to commercial, industrial and military temperature grade.

The part is constructed using 8x512Kx8 SRAM BGA, with four fitted to the top of the module and four to the bottom.

Features

ï Access times of 15, 20 and 25ns.

ï 3.3V + 10%.

ï Commercial, Industrial and military temperature grade.


ï JEDEC standard 68 J Lead footprint.

ï Industry standard pinout.

ï May be organised as 1M x 32, 2M x 16

ï Completely Static Operation.

Block Diagram



Pin Definition
See page 2.

Pin Functions

| Description | Signal |
|-------------------|-----------------|
| Address Input | A0~A18 |
| Data Input/Output | D0~D31 |
| Chip Select | /CS1~4 |
| Write Enable | /WE |
| Output Enable | /OE |
| No Connect | NC |
| Power | V _{cc} |
| Ground | V _{SS} |

Package Details

PUMA 68 - Plastic 68 ëJí Leaded Package Max. Dimensions (mm) - 25.27 x 25.27 x 5.08

Pin Definition - PUMA68SV32000

| Pin | Signal | Pin | Signal |
|-----|--------|-----|--------|
| 1 | GND | 35 | /OE |
| 2 | /CS3 | 36 | /CS2 |
| 3 | A5 | 37 | A17 |
| 4 | A4 | 38 | NC |
| 5 | A3 | 39 | NC |
| 6 | A2 | 40 | NC |
| 7 | A1 | 41 | A18 |
| 8 | A0 | 42 | GND |
| 9 | NC | 43 | NC |
| 10 | D0 | 44 | D31 |
| 11 | D1 | 45 | D30 |
| 12 | D2 | 46 | D29 |
| 13 | D3 | 47 | D28 |
| 14 | D4 | 48 | D27 |
| 15 | D5 | 49 | D26 |
| 16 | D6 | 50 | D25 |
| 17 | D7 | 51 | D24 |
| 18 | GND | 52 | GND |
| 19 | D8 | 53 | D23 |
| 20 | D9 | 54 | D22 |
| 21 | D10 | 55 | D21 |
| 22 | D11 | 56 | D20 |
| 23 | D12 | 57 | D19 |
| 24 | D13 | 58 | D18 |
| 25 | D14 | 59 | D17 |
| 26 | D15 | 60 | D16 |
| 27 | VCC | 61 | VCC |
| 28 | A11 | 62 | A10 |
| 29 | A12 | 63 | A9 |
| 30 | A13 | 64 | A8 |
| 31 | A14 | 65 | A7 |
| 32 | A15 | 66 | A6 |
| 33 | A16 | 67 | /WE |
| 34 | /CS1 | 68 | /CS4 |

PAGE 2 Issue 2.1 July 2002

Absolute Maximum Ratings(1)

| Parameter | Symbol | Min | | Max | Unit |
|--|------------------|------|-----|------|------|
| Voltage on any pin relative to V _{SS} | V _T | -0.3 | to | +4.6 | V |
| Power Dissipation | P _T | | 4.2 | | W |
| Storage Temperature | T _{STG} | -55 | to | +125 | °C |

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability

Recommended Operating Conditions

| Parameter | Symbol | Min | Тур | Max | Unit | |
|-----------------------|--------------------------------|------|-----|----------------------|------|------------|
| Supply Voltage | V _{cc} | 3.0 | 3.3 | 3.6 | V | |
| Input High Voltage | V _{IH} | 2.0 | - | V _{CC} +0.3 | V | |
| Input Low Voltage | V _{IL} ⁽¹⁾ | -0.3 | - | 0.8 | V | |
| Operating Temperature | T _A | 0 | - | 70 | ос | |
| | T _{AI} | -40 | - | 85 | оС | (I Suffix) |
| | Там | -55 | - | 125 | оС | (M Suffix) |

DC Electrical Characteristics

$$(V_{CC}=3.3V\pm10\%, T_{A}=-55^{\circ}C \text{ to } +125^{\circ}C)$$

| Parameter | | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|--------|-------------------|--|-----|-----|-----|------|
| Input Leakage Current | | I _{LI} | V _{IN} =0V to V _{CC} | -16 | - | 16 | μΑ |
| Output Leakage Current | | I _{LO} | $V_{I/O}$ =0V to V_{CC} | -16 | - | 16 | μΑ |
| Operating Supply Current ⁽²⁾ | 32 Bit | I _{CC32} | $/CS^{(1)} = V_{IL}, I_{I/O} = 0mA, f = f_{max}$ | - | - | 880 | mA |
| | 16 Bit | I _{CC16} | As Above. | - | - | 680 | mA |
| Standby Supply Current | TTL | I _{SB} | $/CS^{(1)}=V_{IH}$,Min Cycle | - | - | 480 | mA |
| Output Voltage Low | | V _{OL} | I _{OL} =8.0mA | - | - | 0.4 | V |
| Output Voltage High | | V _{OH} | I _{OH} =-4.0mA | 2.4 | ı | ı | V |

Notes (1) /CS1~2 or /CS3~4 inputs operate simultaneously for 32 bit mode and singly for 16 bit mode.

PAGE 3 Issue 2.1 July 2002

⁽²⁾ At $f=f_{MAX}$ address and data inputs are cycling at max frequency.

Capacitance

 $(V_{CC} = 5.0V, T_A = 25^{\circ}C, F=1MHz.)$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
|---|------------------|----------------------|-----|-----|-----|------|
| Input Capacitance, Address, /OE, /WE | C _{IN1} | V _{IN} =0V | - | 1 | 58 | pF |
| Output Capacitance, 8 bit mode (worst case) | C _{I/O} | V _{I/O} =0V | - | 1 | 66 | pF |

Note: These Parameters are calculated not measured.

Test Conditions

i Input pulse levels : 0V to 3.0Vi Input rise and fall times : 3ns


ï Input and Output timing reference levels: 1.5V

ï Output Load : See Load Diagram.

 $V_{CC} = 3.3V \pm 10\%$

ï PUMA module tested in 32 bit mode.

Output Load



Operation Truth Table

| /CS1 | /CS2 | /CS3 | /CS4 | /OE | /WE | Supply Current | Mode |
|------|------|------|------|-----|-----|--------------------------------------|----------------|
| L | Н | Н | Н | Χ | L | I _{CC16} | Write D0~D15 |
| Н | L | Н | Н | Χ | L | I _{CC16} | Write D16~D31 |
| Н | Н | L | Н | Χ | L | I _{CC16} | Write D0~D15 |
| Н | Н | Н | L | Х | L | I _{CC16} | Write D16~D31 |
| L | L | Н | Н | Х | L | I _{CC32} | Write D0~D31 |
| Н | Н | L | L | Χ | L | I _{CC32} | Write D0~D31 |
| L | Н | Н | Н | L | Н | I _{CC16} | Read D0~D15 |
| Н | L | Н | Н | L | Н | I _{CC16} | Read D16~D31 |
| Н | Н | L | Н | L | Н | I _{CC16} | Read D0~D15 |
| Н | Н | Н | L | L | Н | I _{CC16} | Read D16~D31 |
| L | L | Н | Н | L | Н | I _{CC32} | Read D0~D31 |
| Н | Н | L | L | L | Н | I _{CC32} | Read D0~D31 |
| Х | Х | Х | Х | Н | Н | I _{CC32} /I _{CC16} | D0~D31 High-Z |
| Н | Н | Н | Н | Х | Х | I _{SB} | D0~D31 Standby |

Notes: $H=V_{IH}: L=VI_L: X=V_{IH} \text{ or } V_{IL}$

PAGE 4 Issue 2.1 July 2002

Read Cycle

| | | 15 | | 20 | | 25 | | |
|--------------------------------------|------------------|-----|-----|-----|-----|-----|-----|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Units |
| Read Cycle Time | t _{RC} | 15 | - | 20 | - | 25 | - | ns |
| Address Access Time | t _{AA} | - | 15 | - | 20 | - | 25 | ns |
| Chip Select Access Time | t _{ACS} | - | 15 | - | 20 | - | 25 | ns |
| Output Enable to Output Valid | t _{OE} | - | 7 | - | 9 | - | 11 | ns |
| Output Hold From Address Change | t _{OH} | 3 | - | 3 | - | 3 | - | ns |
| Chip Selection to Output in Low Z | t _{CLZ} | 3 | - | 3 | - | 3 | - | ns |
| Output Enable to Output in Low Z | t _{OLZ} | 0 | - | 0 | - | 0 | - | ns |
| Chip Deselection to Output in High Z | t _{CHZ} | 0 | 7 | 0 | 9 | 0 | 11 | ns |
| Output Disable to Output in High Z | t _{OHZ} | 0 | 7 | 0 | 9 | 0 | 11 | ns |


Write Cycle

| | | 1 | 5 | 2 | 0 | 2 | 5 | |
|---------------------------------|------------------|-----|-----|-----|-----|-----|-----|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Units |
| Write Cycle Time | t _{WC} | 15 | - | 20 | - | 25 | - | ns |
| Chip Selection to End of Write | t _{CW} | 12 | - | 14 | - | 16 | - | ns |
| Address Valid to End of Write | t _{AW} | 12 | - | 14 | - | 16 | - | ns |
| Address Setup Time | t _{AS} | 0 | - | 0 | - | 0 | - | ns |
| Write Pulse Width (/OE High) | t _{WP1} | 12 | - | 14 | - | 16 | - | ns |
| Write Recovery Time | t _{WR} | 0 | - | 0 | - | 0 | - | ns |
| Write to Output in High Z | t _{WHZ} | 0 | 7 | 0 | 9 | 0 | 11 | ns |
| Data to Write Time Overlap | t _{DW} | 8 | - | 10 | - | 12 | - | ns |
| Data Hold time from Write Time | t _{DH} | 0 | - | 0 | - | 0 | - | ns |
| Output Active from End of Write | t _{OW} | 3 | - | 3 | - | 3 | - | ns |

PAGE 5 Issue 2.1 July 2002


Read Cycle 1

(Address Controlled, $/CS=/OE=V_{IL}$, $/WE=V_{IH}$)



Read Cycle 2

$$(/WE = V_{IJ})$$



NOTES(READ CYCLE)


- 1. /WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
- At any given temperature and voltage condition, t CHZ(Max.) is less than t CLZ(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with /CS=V IL.
- 7. Address valid prior to coincident with /CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

9. /CS=/CS1~4

PAGE 6 Issue 2.1 July 2002

Write Cycle 1





NOTES(WRITE CYCLE)


- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- A write occurs during the overlap of a low /CS and /WE. A write begins at the latest transition /CS going low and /WE going low;
 A write ends at the earliest transition /CS going high or /WE going high. t_{WP} is measured from the beginning of write to the end of write.
- 3. t_{CW} is measured from the later of /CS going low to end of write.
- t_{ks} is measured from the address valid to the beginning of write.
- 5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as /CS or /WE going high.
- 6. If OE, /CS and /WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If /CS goes low simultaneously with /WE going or after /WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When /CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

11 ./CS=/CS1~4

PAGE7 Issue 2.1 July 2002

Write Cycle 2

(/OE = Low Fixed)



NOTES(WRITE CYCLE)


- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low /CS and /WE. A write begins at the latest transition /CS going low and /WE going low; A write ends at the earliest transition /CS going high or /WE going high. t_{WP} is measured from the beginning of write to the end of write
- 3. $t_{\mbox{\scriptsize CW}}$ is measured from the later of /CS going low to end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- 5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as /CS or /WE going high.
- 6. If OE, /CS and /WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If /CS goes low simultaneously with /WE going or after /WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10.When /CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

11./CS=/CS1~4

PAGE 8 Issue 2.1 July 2002

Write Cycle 3

(/CS = Controlled)




NOTES(WRITE CYCLE)


- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- A write occurs during the overlap of a low /CS and /WE. A write begins at the latest transition /CS going low and /WE going low;
 A write ends at the earliest transition /CS going high or /WE going high. t we have beginning of write to the end of write.
- 3. $t_{\mbox{\scriptsize CW}}$ is measured from the later of /CS going low to end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- 5. two is measured from the end of write to the address change. two applied in case a write ends as /CS or /WE going high.
- 6. If /OE, /CS and /WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If /CS goes low simultaneously with /WE going or after /WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When /CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

11/CS=/CS1~4

PAGE 9 Issue 2.1 July 2002


PUMA 68 Pin JEDEC Surface Mount PLCC





PAGE 10 Issue 2.1 July 2002

Ordering Information



Note:

Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed without notice.

Products are not authorised for use as critical components in life support devices without the express written approval of a company director.

PAGE 11 Issue 1.0 March 2001

Visual Inspection Standard

All devices inspected to ANSI/J-STD-001B Class 2 standard

Moisture Sensitivity

Devices are moisture sensitive.

Shelf Life in Sealed Bag 12 months at <40°C and <90% relative humidity (RH).

After this bag has been opened, devices that will be subjected to infrared reflow, vapour phase reflow, or equivalent processing (peak package body temp 220°C) **must be** :

A: Mounted within 72 Hours at factory conditions of <30°C/60% RH

OR

B: Stored at <20% RH

If these conditions are not met or indicator card is >20% when read at 23° C +/-5% devices **require baking** as specified below.

If baking is required, devices may be baked for :-

A: 24 hours at 125°C +/-5% for high temperature device containers

OR

B: 192 hours at 40°C +5°C/-0°C and <5% RH for low temperature device containers.

Packaging Standard

Devices packaged in dry nitrogen, JED-STD-020.

Packaged in trays as standard.

Tape and reel available for shipment quantities exceeding 200pcs upon request.

Soldering Recomendations

IR/Convection - Ramp Rate 6°C/sec max.

Temp. exceeding 183°C 150 secs. max.

Peak Temperature 225°C

Time within 5°C of peak 20 secs max. Ramp down 6°C/sec max.

Vapour Phase - Ramp up rate 6°C/sec max.

Peak Temperature 215 - 219°C Time within 5°C of peak 60 secs max. Ramp down 6°C/sec max.

The above conditions must not be exceeded

Note: The above recomendations are based on standard industry practice. Failiure to comply with the above recomendations invalidates product warranty.